



# SVR-CSCP

## Dual Mode CSI/CCP Serial Video Receiver

### Information Brief

*Disclaimer: This information is provided to the reader as general reference only. While the contents of the document are believed to be accurate, VLSI Plus does not guarantee nor promise, explicitly or implicitly, that the information contained herein is accurate. Moreover, VLSI Plus retains the right to change this document without notice*

## Introduction

This document is a short description of VLSI Plus ([www.vlsiplus.com](http://www.vlsiplus.com)) SVR-CSCP – a Dual-Mode MIPI CSI2 / SMIA CCP2 Serial Video Receiver for video streams.

The SVR-CSCP is designed to interface smoothly with commonly used Application Processors. It supports a clock lane and a data lane when in CCP2 mode. In CSI2 it supports, in addition an optional second data lane.

## Overview

SMIA (Standard Mobile Imaging Architecture) is an industry consortium, which defines standards for mobile imager modules. SMIA standards encompass numerous aspects of the imager, allowing pin level compatibility. One of those standards is CCP2 - high speed communication between the sensor and a host application processor.

MIPI (Mobile Industry Processor Interface) is an industry consortium, which defines standards for the interface between modules of a mobile device. Two of those standards are DPHY, defining the physical level of high speed communication, and CSI2, defining the Camera Serial Interface.

The SVR-CSCP supports both CCP2 and CSI2.

CSI2 Mode functionality highlights include:

- Configurable 1 or 2 data lanes;
- Up to 1Gbps per lane;
- Interface signals as defined in Appendix B of MIPI CSI2 specifications;
- All CSI functionality implemented in hardware, freeing the CPU to other tasks
- Support of all data formats.
- Extensive set of registers, accessible by AMBA APB bus
- Programmable timing parameters

CCP2 Mode functionality highlight include:

- Class 0, 1 and 2;
- Up to 650Mbps;
- Supporting all data formats as defined in Chapter 5 of the CCP2 Specifications
- Receiver Behavior as recommended in Chapter 8 of the CCP2 Specifications.
- Byte-Limit counter beyond SMIA specifications for better error recovery


A configuration bit (CSI/~CCP) defines the mode of operation.

## System clocks

The SVR-CSCP clock must be higher by at least 10% than the maximum data rate divided by 8. For two data lanes at 1Gbps each, this translates to 270MHZ.

The SVR-CSCP register file communicates with the Application Processor via a APB bus. APB clock is typically between 100 and 150MHZ.

## Simplified Block Diagram



As illustrated above, The Extended PHY connects to a Dual Mode Protocol-Controller. Aligned pixel data from the Extended PHY is fed to Lane-Merge Logic, which is active in dual-lane CSI2 mode only, and merges the two lanes to serial packets of information. Further, special logic checks and removes headers and footers, including WC, ECC and CRC. The output of that unit now goes to a Format Converter, which modifies the format of the pixels to a simple parallel structure. The rearranged pixels are output on up to 24 pads (for RGB888 format), along with a Valid bit, to the Application Processor.

Additional outputs are event indicators, one for every possible short or long packet reception event.


Besides the pixel-output bus, the SVR communicates with the Application Processor via a 32 bit AMBA APB bus, which writes and reads SVR registers. The registers contain configuration information, activation control codes, interrupt and other status information. Status is generated by the Extended PHY state machine, and by the header/footer check/remove unit.

Whenever an error event occurs an Interrupt output goes active The Application Processor will respond to the Interrupt, and read the corresponding Status register, to determine the reason for the interrupt.

### Extended PHY Concept

As the PHY design is done separately for each target process, it is desirable to minimize its extent, and limit it to classical PHY tasks like differential receiver and de-serialization. In the MIPI D-PHY, additional functions are added, complicating the PHY design.

To solve this, VLSI Plus wraps a simple PHY, including legacy functions only, with synthesizable logic. The combined PHY and logic implement all D-PHY functions, as illustrated in the figure below:



Visit our website at [www.vlsiplus.com](http://www.vlsiplus.com)